FPGA Implementation of Parallel and Pipelined Turbo Encoder for Real -Time Applications

Authors

  • Raghad Z. Al-Macdici Computer & Software Engineering Department, College of Engineering, Al-Mustansiriya University, Baghdad, Iraq Author

Keywords:

.

Abstract

The main keywords defining the quality of communication system are the data rate and the data transmission reliability. Error correcting codes are generally employed to achieve the reliability of the data transmission. The present trend is to achieve high data rates on low-cost designs (such as FPGAs), especially in real time application including multimedia transmission. Most of the time, parallel, architectures are required to process error correcting codes with high data throughput.
In this paper, an effective parallel architecture is proposed for the classical Turbo encoder based on parallel and pipelining designing of RSC encoder and the implementation of interleaver using register file. The simulation results shows that the data rates up to 142.918 M bits/s can be achieved on FPGA implementations

Downloads

Key Dates

Published

2009-03-01

Issue

Vol. 13 No. 1 (2009): Journal of Engineering and Development

Section

Articles

License

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

The Journal of Engineering and Sustainable Development is an open-access journal that all contents are free of charge. Articles of this journal are licensed under the terms of the Creative Commons Attribution International Public License CC-BY 4.0 (https://creativecommons.org/licenses/by/4.0/legalcode) that licensees are unrestrictly allowed to search, download, share, distribute, print, or link to the full texts of the articles, crawl them for indexing and reproduce any medium of the articles provided that they give the author(s) proper credits (citation). The journal allows the author(s) to retain the copyright of their published article.
Creative Commons-Attribution (BY)

How to Cite

Z. Al-Macdici, R. . (2009). FPGA Implementation of Parallel and Pipelined Turbo Encoder for Real -Time Applications. Journal of Engineering and Sustainable Development, 13(1), 127-142. https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1564