MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD

المؤلفون

  • Ibtesam R. K.Al-Saedi Communication Engineering Department, University of Technology, Baghdad, Iraq مؤلف

الكلمات المفتاحية:

MIPS، Computer Architecture، VHDL، Simulation

الملخص

The aim of this work is to design and implement a simple MIPS CPU by using Cyclone II FPGA without complex control unit. MIPS- Processor has been studied and realized to design, simulate and implement its components by using VHDL and FPGA Board under Quartus version “8.1 software packages. This design in a modern FPGA environment has done and used to finally realize the hardware components (RF, PC, ALU, RAM, ROM and Multiplexer). Also, the design has used a module principle to implement the components of the Microprocessor which provides high flexibility in expanding the hardware and software units of its components when there is a need to change the structure of the design without a complex central control unit. This method of design provides high flexibility especially for embedded systems which are planted in a variety of applications. The success of the design has been tested through the work of the processor as an integrated in all components under its instructions with simple control unit.

 

التنزيلات

Key Dates

منشور

2016-03-01

كيفية الاقتباس

R. K.Al-Saedi, I. . (2016). MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD. مجلة الهندسة والتنمية المستدامة, 20(2), 39-54. https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/656

المؤلفات المشابهة

1-10 من 422

يمكنك أيضاً إبدأ بحثاً متقدماً عن المشابهات لهذا المؤلَّف.