1.
FPGA Implementation of Parallel and Pipelined Turbo Encoder for Real -Time Applications. J. eng. sustain. dev. [Internet]. 2009 Mar. 1 [cited 2024 May 18];13(1):127-42. Available from: https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1564