[1]
“FPGA Implementation of Parallel and Pipelined Turbo Encoder for Real -Time Applications”, J. eng. sustain. dev., vol. 13, no. 1, pp. 127–142, Mar. 2009, Accessed: Jul. 03, 2024. [Online]. Available: https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1564