1.
FPGA Implementation of Parallel and Pipelined Turbo Encoder for Real -Time Applications. J. eng. sustain. dev. 2009;13(1):127-142. Accessed July 3, 2024. https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1564