Design and Implementation of a Configurable Real-Time FPGA-Based Geometric Symmetry-CFAR Processer for Radar Target Detection. J. eng. sustain. dev. [Internet]. 2011 Sep. 1 [cited 2024 May 18];15(3):28-41. Available from: https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1331