R. K.Al-Saedi I. MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD. J. eng. sustain. dev. [Internet]. 2016 Mar. 1 [cited 2025 May 2];20(2):39-54. Available from: https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/656