(1)
FPGA Implementation of Parallel and Pipelined Turbo Encoder for Real -Time Applications. J. eng. sustain. dev. 2009, 13 (1), 127-142.