R. K.Al-Saedi, I. . MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD. J. eng. sustain. dev. 2016, 20 (2), 39-54.