# A Proposed Technique For Harmonic Reduction Of Three Phase Cascade Multilevel Inverter (Cmli)

Lecturer Dr. Shatha karim Baqir Department of Electromechanical Engineering Technology University

#### Abstract :

Inverters are widely used in many applications & the object of using the inverter is produce ac voltage with controllable magnitude & frequency. But the inverters where found in both the industrial motor drive industry & in the emerging distributed power generation industry, since these were essentially the only source of three phase inverters in the power range of interest. There are many types of multilevel inverters (MLI), but the cascaded multilevel inverter (CMLI) is most the favorite one for industrial applications. The three phase (CMLI) is used with optimization technique to suppress specific low-order harmonics or minimize total harmonic content & then improvement system efficiency .This technique of pulse width modulation (PWM) based on Walsh function harmonic elimination method. In this technique the harmonic amplitude of the inverter output voltage can be expressed as functions of switching angles. Thus, the switching angles are optimized by solving linear algebraic equations instead of solving nonlinear transcendental equations.

This technique is suitable for higher level of three phase cascade multilevel inverter (CMLI) where other existing methods fail to compute the switching angles due to more computational burden. For the number of output voltage levels where multiple solutions exist, the solutions where produce least total harmonic distortion (THD) in the output voltage is chosen.

As compared with previous work, the decrease in the THD can be reduced to (3%) in case of the proposed technique. In this paper, significant decrease in THD is obtained by solving linear algebraic equations for switching angles with system is three phases instead of solving nonlinear transcendental equations for switching angles with system is single phase. The proposed technique is implemented on a three phase cascade multilevel inverter (CMLI). Simulation results are presented using ORCAD package.

Keywords: multilevel inverter (MLI), cascaded multilevel inverter (CMLI), pulse width modulation (PWM), Walsh function.

تقنية مقترحة للتخلص من التوافقيات لعاكس متتالي متعدد المستويات ثلاثي الأطوار م د.شذى كريم باقر قسم الهندسة الكهروميكانيكية الجامعة التكنولوجية

#### الخلاصة

تستخدم العاكسات على نطاق واسع في العديد من التطبيقات، الهدف من استخدام العاكس هو توليد فولتية متناوبة ذات مقدار وتردد يمكن التحكم بهما .هناك أنواع عديدة من عاكس متعدد المستويات ولكن العاكس المتتالي هو الأكثر استخداماً في التطبيقات الصناعية العاكس المتتالي متعدد المستويات ثلاثي الأطوار استخدم في هذا البحث بتقنية تضمين عرض النبضة جديدة معتمدة على طريقة التخلص من التوافقيات باستخدام دالة والش باستخدام هذه التقنية فان مقدار التوافقيات لفولتية خرج العاكس يمكن التعبير عنها كدوال لزوايا التشغيل. لذلك حيث يمكن تحسين حساب مقدار زوايا التشغيل ليكون بحل معادلات جبرية خطية بدلا من حل معادلات متسامية (transcendental) غير خطية . ان التقنية المستخدمة ملائمة لمستويات عديدة لعاكس متتالي متعدد المستويات ثلاثي الاطوار تصل الى (65) مستوي بينما اثبت التقنية المستخدمة الخارية عدم كنام تعالي متعدد المستويات التشغيل. لذلك حيث يمكن تحسين حساب مقدار ان التقنية المستخدمة ملائمة لمستويات عديدة لعاكس متتالي متعدد المستويات ثلاثي الاطوار تصل الى (75) مستوي بينما اثبت التقنية الخرى عدم كفاءتها في حساب زوايا التشغيل لمثل هذه المستويات الدي العوار الى التيوي

حيث تمت المقارنة مع دراسة سابقة بين النقصان في عامل التشوه الكلي(THD) يمكن ان يقل (%3) في حالة التقنية المقترحة. في هذا البحث تم الحصول على نقصان واضح في عامل التشوه الكلي(THD) بحل معادلات جبرية خطية لزوايا التشغيل مع منظومة ثلاثية الأطوار بدلا من حل معادلات متسامية(transcendental) غير خطية مع منظومة أحادية الطور. إن التقنية المقترحة استخدمت عاكس متتالي متعدد المستويات ثلاثي الاطوار. استخدمت نتائج المحاكاة الحقيبة ORCAD.

#### 1- Introduction

Numerous industrial applications have begun to require higher power apparatus in recent years. Power electronic inverters are becoming popular for various industrial drives applications. A multilevel inverter (MLI) is a power electronic system that synthesizes a desired output voltage from several levels of dc voltages as inputs. Recently, multilevel power conversion technology has been developing the area of power electronics very rapidly with good potential for further developments <sup>[11]</sup>. As a result; MLIs receive more & more attention from both academy & industry. This is because of some inherent advantageous features such as ability to operate in the medium to high voltage ranges, high power quality condition, improved quality of the output waveform with smaller output voltage steps which results in lower harmonic components & better electromagnetic compatibility <sup>[2]</sup>. Also it can operate at both fundamental switching frequency & high switching frequency PWM. It must be noted that lower switching frequency usually means lower switching loss & higher efficiency <sup>[1]</sup>. The concept of MLI is to produce a staircase output voltage using the available dc voltage sources. The higher

the number of voltage level the better the output voltage quality <sup>[2]</sup>. The field applications include use in laminators, pumps, conveyors, compressors, fans, blowers & mills <sup>[1]</sup>. There are three well-known types of MLIs. These are the cascaded bridge (CB) multilevel inverter (MLI) with separate dc sources, the flying capacitor (FC) MLI, & neutral point clamped (NPC) MLI <sup>[1, 2]</sup>. Each of these topologies has a different mechanism for providing the voltage level. The first topology introduced was the series bridge design but several configurations have been obtained for this topology as well. Since this topology consists of series power conversion cells, the voltage & power levels may be scaled easily <sup>[1]</sup>. Final advantages of this topology that the dual nature of the MLI could be used to drive the motor in fault situations. If the primary (higher- voltage) MLI is inoperable, the motor load can be driven by the lower- voltage MLI with system re-configuration <sup>[3]</sup>. The bridge topology was followed by the diode-clamped inverter that utilized a bank of series capacitors. The flying-capacitor topology followed diode-clamped after few years. Instead of series connected capacitors, this topology uses floating capacitors to clamp the voltage levels <sup>[1]</sup>.

# 2- Cascaded multilevel inverter (CMLI)

A cascaded multilevel inverter (CMLI) made up from series connected single bridge inverter, each with their own isolated dc bus. This MLI can generate almost sinusoidal waveform voltage from several separate dc sources, which may be obtained from solar cells, fuel cells, batteries, ultra capacitors, etc. this type of converter does not need any transformer or clamping diodes or flying capacitors.

Each level can generate three different voltage outputs +Vdc, 0, -Vdc by connecting the dc sources to the ac output side by different combinations of the four switches. The output voltage of an m-level inverter is the sum of all the individual inverter outputs. Each of the bridges active devices switches only at the fundamental frequency & each bridge unit generates a quasi-square waveform by phase –shifting its positive & negative phase legs switching timings. Further, each switching device always conducts for 180 °(or half cycle) regardless of the pulse width of the quasi-square wave so that this switching method result in equalizing the current stress in each active device.

This topology of inverter is suitable for medium to high voltage & high power inversion because of its ability of synthesize waveforms with better harmonic spectrum &low switching frequency. Fig (1-a) shows the three phase structure of a cascaded 11-level inverter with five bridge inverters connected in series on each phase <sup>[4]</sup>.

The number of output voltage levels in CMLI is then 2N+1, where N is the number of dc sources in phase one. An example phase voltage waveform for 11-level CMLI with five SDCSs (N=5) is shown in fig (1-b). The output phase voltage is given by  $(V_{an}=V_{a1}+V_{a2}+V_{a3}+V_{a4}+V_{a5})$ . With enough level & an appropriate switching algorithm, the MLI results in an output voltage is almost sinusoidal<sup>[5]</sup>.



**(b)** 

Fig (1) Cascaded 11-level inverter. (a) Three phase structure of CMLI. (b)Output waveform

### 3- Mathematical model of switching for the CMLI

Walsh functions for an order set of rectangular waveforms taking only two amplitude +1 & -1 over one normalized frequency period. The Walsh functions form a complete orthogonal set; hence, Walsh functions can be used to represent signals in the same way as the Fourier series. Since the sinusoidal wave has quarter- symmetry, it is assumed that the PWM output waveforms f(t) have unit amplitude & quarter-wave symmetry. Using Fourier series expansion the output waveform f(t) can be expressed as follows:

Where  $A_{2k-1} = \frac{2}{\tau} \int_0^{\tau} f(t) \sin[(2k-1)\omega_1 t] dt$ 

However, it is difficult to compute the harmonic amplitudes of f(t) directly from eq. (2) because the inverter output waveform f(t) is unknown.

Walsh functions, which have only two amplitudes +1 & -1 over one normalized time period can also be used to express the PWM output waveform f(t) as:

The  $W_{4n-3}$  is the Walsh coefficient of the inverter output voltage. Only the (4n-3) order Walsh functions are used because of the quarter-wave symmetry of the inverter output voltage.

By replacing f(t) in eq. (2) with eq. (3) the eq. becomes:

Where

 $B_{2k-1,4n-3}$  is the (2k-1) harmonic coefficient of the (4n-3)Walsh function. The values of  $B_{2k-1,4n-3}$  coefficients can be calculated directly from the eq. (5)

$$A_{1} = B_{1,1}W_{1} + B_{1,5}W_{5} + B_{1,9}W_{9} + \dots + B_{1,4N-3}W_{4N-3}$$

$$A_{3} = B_{3,1}W_{1} + B_{3,5}W_{5} + B_{3,9}W_{9} + \dots + B_{3,4N-3}W_{4N-3}$$

$$= \dots$$

$$A_{2K-1} = B_{2K-1,1}W_{1} + B_{2K-1,5}W_{5} + \dots + B_{2K-1,4N-3}W_{4N-3}.....(7)$$
Eq. (7) in matrix form is

Eq. (7) in matrix form is

Journal of Engineering and Development, Vol. 17, No.5, November 2013, ISSN 1813-7822

By initializing the firing angles  $\alpha_k$ , the Walsh function coefficients  $W_{4n-3}$  of the PWM output waveforms can be calculated from eq. (4). By sampling f(t) with M equidistant points, the integral in eq. (4) is replaced by a summation

M, an integer power of two, is determined by the highest sequences-ordered component of the Walsh functions. The value of M is always chosen to be equal to 4N, where N is given in eq. (3). Since WAL(4n-3,t) is a constant value (+1 or -1) in each sampling interval, WAL(4n-3,t) is replaced by WAL(4n-3,m). Thus, eq. (9) becomes:

Although the exact values of switching angles  $\alpha_1, \alpha_2, ..., \alpha_K$  are unknown, each of them must be initialized in sampling intervals  $m_1, m_2, ..., m_K$ . So, each switching angle  $\alpha_k$  is constrained within the following range

 $(m_k/M) < \alpha_k < (m_k + 1)/M$  for k = 0, 1, ..., k - 1 .....(11)  $W_{4n-3}$  can be expressed as a function of switching angles  $\alpha_1, \alpha_2, ..., \alpha_K$ . Thus  $W_1 = C_{1,1}\alpha_1 + C_{1,2}\alpha_2 + \cdots + C_{1,K}\alpha_K + D_1$   $W_5 = C_{5,1}\alpha_1 + C_{5,2}\alpha_2 + \cdots + C_{5,K}\alpha_K + D_5$ . = ....

 $W_{4N-3} = C_{4N-3,1}\alpha_1 + C_{4N-3,2}\alpha_2 + \cdots + C_{4N-3,K}\alpha_K + D_{4N-3} \dots \dots \dots \dots \dots (12)$ Where  $C_{1,1}, C_{1,2}, \dots + C_{4N-3,K}$  are the coefficients of the switching angles &  $D_1, D_5, \dots + D_{4N-3}$  are constants. The matrix form of eq. (12) is

$$\begin{bmatrix} W_{1} \\ W_{5} \\ \vdots \\ W_{4N-3} \end{bmatrix} = \begin{bmatrix} C_{1,1} & C_{1,2} & C_{1,3} \dots & C_{1,K} \\ C_{5,1} & C_{5,2} & C_{5,3} \dots & C_{5,K} \\ \vdots \\ C_{4N-3,1} & C_{4N-3,2} \dots & C_{4N-3,K} \end{bmatrix} \times \begin{bmatrix} \alpha_{1} \\ \alpha_{2} \\ \vdots \\ \alpha_{K} \end{bmatrix} + \begin{bmatrix} D_{1} \\ D_{5} \\ \vdots \\ D_{4N-3} \end{bmatrix} \dots (13)$$

From eq. (8) & eq. (13)

$$[A] = [B][C][\alpha] + [B][D]$$
  
= [E][\alpha] + [F]....(14)

Using K switching angles per quarter period, the degree of freedom in eq. (14) is K. It is desirable to use one degree of freedom to control the fundamental amplitude, & (K-1) degrees of freedom are used to eliminate the (K-1) unwanted harmonics. By setting the selected (K-1) harmonic amplitudes equal to zero, eq. (14) becomes:

Eq. (15) can be used to analyze a quarter period of the PWM waveform. By initializing the switching angles  $\alpha_k$  in the  $m_k$  sampling interval, the *E* & *F* can be computed & eq. (15) is solved to compute the switching angles corresponding to the desired fundamental amplitudes under the constraints of the initial conditions <sup>[6]</sup>. The switching angles are determined for the three phases of 5-level, 9-level, 17-level, 33-level, 65-level CMLI using Walsh function method & MATLAB package is employed. The values of switching angles in the first quarter period for output voltage waveforms are shown in table (1- a, b, c, d, & e). Figure. (2) shows the relationship between switching angles & the number of output voltage levels (m), the higher number of switching angles because increased in the number of output voltage levels, this means that the improved quality of output voltage waveform with smaller output voltage steps which result in lower harmonic components & better efficiency of the three phase CMLI system.

Number of sources (N=2)
Fundamental amplitude (A <sub>1</sub> =1.0
<b>p.u.</b> )

26.0297 55.5822

lable (1-a) the switching angles (in degrees) of 5-level C	ML
--	----

#### Table (1-b) the switching angles (in degrees) of 9-level CMLI

 $\frac{\alpha_1(0)}{\alpha_2(0)}$ 

Number of sources (N=4)				
Fundamental amplitude (A <sub>1</sub> =1.0				
<b>p.u.</b> )				
$\alpha_1(^{0})$	16.1274			
$\alpha_2(^{O})$	30.7695			
$\alpha_3(^{0})$	47.6676			
$\alpha_4(^{0})$	77.6589			

Table (1-c) the switching angles (in degrees) of 17-level CMLI

Number of sources (N=8)				
Fundamental amplitude				
(A <sub>1</sub> =1.0 p.u.)				
$\alpha_1(^{0})$	10.5500			
$\alpha_2(^0)$	19.9488			
$\alpha_3(^0)$	28.0255			
$\alpha_4(^{0})$	39.3157			
$\alpha_5(^{0})$	49.2814			
$\alpha_6(^{0})$	58.0777			
$\alpha_7(^{0})$	69.3785			
$\alpha_8(^{0})$	79.0168			

Number of sources (N=16)					
Fundamental amplitude					
(A <sub>1</sub> =1.0 p.u.)					
$\alpha_1(^{0})$	5.1095				
$\alpha_2(^{0})$	11.5105				
$\alpha_3(^{0})$	16.4139				
$\alpha_4(^{0})$	21.8234				
$\alpha_5(^{0})$	26.4824				
$\alpha_6(^{O})$	31.5510				
$\alpha_7(^{0})$	36.0903				
$\alpha_8(^{O})$	41.0945				
$\alpha_9(^{O})$	47.4967				
$\alpha_{10}(^{0})$	52.6744				
$\alpha_{11}(^{0})$	57.0919				
$\alpha_{12}(^{0})$	63.4220				
$\alpha_{13}(^{0})$	68.8688				
$\alpha_{14}(^{0})$	74.3083				
$\alpha_{15}(^{0})$	79.6958				
$\alpha_{16}(^{0})$	87.7546				

### Table (1-d) the switching angles (in degrees) of 33-level CMLI

Number of sources (N=32)				
Fundamental amplitude				
(A <sub>1</sub> =1.0 p.u.)				
$\alpha_1(^{0})$	3.8204			
$\alpha_2(^{0})$	6.3015			
$\alpha_3(^{0})$	9.1458			
$\alpha_4(^{0})$	11.8532			
$\alpha_5(^{0})$	14.5764			
$\alpha_6(^{0})$	17.1123			
$\alpha_7(^{0})$	19.8596			
$\alpha_8(^{0})$	22.6154			
$\alpha_9(^{0})$	25.3311			
$\alpha_{10}(^{0})$	27.8669			
$\alpha_{11}(^{0})$	30.5719			
$\alpha_{12}(^{0})$	33.4417			
$\alpha_{13}(^{0})$	35.0759			
$\alpha_{14}(^{0})$	38.7095			
$\alpha_{15}(^{0})$	41.4926			
$\alpha_{16}(^{0})$	44.2155			
$\alpha_{17}(^{0})$	46.9183			
$\alpha_{18}(^{0})$	49.6439			
$\alpha_{19}(^{0})$	52.3611			
$\alpha_{20}(^{O})$	54.0937			
$\alpha_{21}(^{0})$	57.8241			
$\alpha_{22}(^{0})$	60.565			
$\alpha_{23}(^{0})$	63.2093			
$\alpha_{24}(^{0})$	65.0619			
$\alpha_{25}(^{0})$	68.8182			
$\alpha_{26}(^{O})$	71.5825			
$\alpha_{27}(^{O})$	74.3510			
$\alpha_{28}(^{0})$	77.1288			
$\alpha_{29}(^{0})$	79.9118			
$\alpha_{30}(^{0})$	82.6015			
$\alpha_{31}(^{0})$	85.4981			
$\alpha_{32}(0)$	88.2011			

# Table (1-e) the switching angles (in degrees) of 65-level CMLI



# Fig. (2) Switching angles as a function of the number of output voltage level with fundamental amplitude (A<sub>1</sub>=1.0p.u.) for three phase CMLI

### 4- Simulation results

To design a simulation system for three phase CMLI with separate dc sources (batteries) & used to drive an induction motor, ORCAD program is employed as a simulation tool. A piecewise linear (PWL) voltage sources is used to represent a full bridge CMLI. The schematic of three phases 9-level CMLI is illustrated in **Figure.** (3), the four PWL voltage sources are used to generate (192V<sub>peak</sub> - 400Hz) output phase voltage. Thus, the total number of PWL for three phase system is (12). A resistor (10 $\Omega$ ) & an inductor (2.5 mH), which connected in series, is used as the load per phase (motor) in the CMLI circuit.

The simulation results of phase , line output voltage &load current waveforms with different number of output voltage levels for three phase CMLI were measured & are shown in **Figure.(4)**. This means that an increasing of the number of output voltage levels will causes that the output waveform much closer to sinusoidal waveforms.

The frequency spectrum of phase , line output voltage & load current waveforms for three phase 9-level CMLI (eliminating 3 harmonics with orders  $5^{th}$ ,  $7^{th}$ ,  $11^{th}$ ) as shown in **Figure.(5)** , this is very practical to eliminate the harmonic up to the  $(11^{th})$  & the  $(13^{th})$  harmonic is the lowest harmonic component appearing in the line output voltage waveform .For three phase 17-level CMLI (eliminating 7 harmonics with orders  $5^{th}$ ,  $7^{th}$ ,  $11^{th}$ ,  $13^{th}$ ,..., $23^{th}$ ), this is eliminate the harmonic up to the  $(23^{th})$ , the  $(25^{th})$  harmonic is the lowest harmonic component appearing in the line output voltage waveform, for three phase33-level CMLI (eliminating 15 harmonics with orders  $5^{th}$ ,  $7^{th}$ ,  $11^{th}$ , ..., $47^{th}$ ), this is eliminate the harmonic up to the  $(47^{th})$  harmonic is the lowest harmonic component appearing in the line output voltage waveform. for three phase33-level CMLI (eliminating 15 harmonics with orders  $5^{th}$ ,  $7^{th}$ ,  $11^{th}$ , ...., $47^{th}$ ), this is eliminate the harmonic up to the  $(47^{th})$  harmonic is the lowest harmonic component appearing in the line output voltage waveform. This means that the advantage of three phase system is that all triplen harmonic

components in the line output voltage will be eliminated by one –third cycle phase shift feature. Therefore only non-triplen harmonic component need to be eliminated from phase output voltage .Therefore, an increasing number of output voltage levels will result increase in number of low order eliminated harmonics, which causes to push more harmonic energy into high frequency regions, therefore low frequency harmonics are will attenuated.



Fig. (3) A schematic of a three phase 9-level CMLI



The 5-level,  $A_1 = 1.0$ 



The 9-level,  $A_1 = 1.0$ 



The 17-level,  $A_1 = 1.0$ 





The 33-level,  $A_1 = 1.0$ 

Fig. (4) Phase, line voltage &load current waveforms of three phase 5-level, 9-level, 17-level, 33-level, 65-level CMLI with fundamental amplitude ( $A_1$ =1.0p.u.)



The 9-level,  $A_1 = 1.0$ 

Fig.(5) Frequency spectrum of phase ,line voltage &load current in detail of three phase 9-level CMLI with fundamental amolitude (A<sub>1</sub>=0p.u.)

# 5- Evaluation of harmonic elimination PWM technique for three phase CMLI

There are four performances used in this paper to evaluation the harmonic elimination PWM technique for three phases CMLI defined as follows:

**Harmonic factor (HF):** the harmonic factor (of the nth harmonic), which is a measure of individual harmonic contribution, is defined as

Where:  $V_1$  fundamental voltage (rms).

- V<sub>n</sub> harmonic voltage (rms)
- n order of harmonics.

**Harmonic loss factor (HLF):** the harmonic loss factor, which is proportional to total rms harmonic current, is defined as:

**Total harmonic distortion factor (THD):** the total harmonic, which is a measure of closeness in shape between a waveform & its fundamental voltage, is defined as:

**Distortion factor (DF):** the distortion factor indicates the amount of harmonic distortion that remains in a particular waveform after the harmonics of that waveform have been subjected to a second- order attenuation (i.e., divided by  $n^2$ ). Thus DF is a measure of effectiveness in reducing unwanted harmonics without having to specify the values of a second-order load filter & is defined as:

Evaluation of the three phase CMLI performance with the proposed technique can be calculated from the performance factors (HF, HLF, DF, THD) in eq. (16, 17, 18, 19) as shown in **Table (2).** The performance factor versus the number of bridge inverter per phase (N) for fundamental amplitude ( $A_1$ =1.0) are shown in **Figure.** (6) at , illustrates the relationship between these factors & N .We can see that increasing N causes decreasing these performance factors .Notice that ,the motor will behave just like motor supplied directly by sinusoidal power supply, so that the motor will be more quit with higher N.

By comparing this proposed technique with the previous work in <sup>[8]</sup> that use Newton Raphson (N-R) method based on nonlinear transcendental equations for switching angles & the system is single phase. We can see that the output voltage THD was reported to be (8.08%) for a single phase 9-level CMLI, while this paper proposed the output line voltage THD is (5.59%) for three phase 9-level CMLI, that significantly reduced to (3%) decimal places & overall THD% is reduced.

The voltage fundamental component spectra of three phases CMLI are given in figures. (7, 8) with the number of output voltage levels (m). It can be see that the value of fundamental component amplitude of line voltage waveform increases their phase voltage with increasing

the number of output voltage levels. Therefore, using the multilevel fundamental switching scheme will result in the better output voltage quality & increased efficiency.

The system of three phase CMLI has very high efficiency of (98%) as shown in **Figure.(9)**, because the proposed switching angle technique can provide a more sinusoidal output voltage waveform as compared with the previous work in <sup>[9]</sup>, that use to a single phase traditional 2- level PWM inverter.

			•		
A <sub>1</sub> =1.0	N=2	N=4	N=8	N=16	N=32
HF%	51.8438	18.3426	9.9730	9.6897	7.2840
HLF%	3.0672	1.4099	1.1081	0.8567	0.6940
DF%	0.3552	0.2305	0.1455	0.1020	0.0531
THD%	13.6259	5.5974	2.6543	1.0164	0.9651

Table (2) The value of performance factors (HF, HLF, DF, THD) of three phase CMLI



# Fig (6) Performance factors as a function of the number of bridge (N) with fundamental amplitude (A<sub>1</sub>=1.0p.u.) for three phase CMLI



Fig. (7) Fundamental component amplitude (V<sub>peak</sub>) of phase voltage as function of the number of output voltage levels (m) for three phase CMLI



Fig. (8) Fundamental component amplitude ( $V_{peak}$ ) of line voltage as function of the number of output voltage levels (m) for three phase CMLI



Fig.(9) System efficiency (three phase CMLI) as a function of the number of output voltage level (m)

# 6- Conclusion

- **1.** The proposed technique superior over the traditional PWM by using (N-R) method to completely eliminates any number of harmonics to get highest quality motor drive with very low distortion waveform.
- 2. The increase in the number of output voltage levels in MLI result in a better approximation to a sinusoidal waveform. Furthermore the increased number of output voltage levels provides the opportunity to eliminate more harmonic content. Then, we find that there is no needed to use any filtering components.
- **3.** Increasing of number of output voltage levels in MLI upper from 65 levels causes increase of THD & decrease in fundamental component amplitude of output voltage waveform then lowest quality motor drive with very high distortion waveform.
- **4.** The performance factors (HF, HLF, DF, & THD) for output voltage waveform is reduced & staircase voltage waveform is obtained which much closer to sinusoidal waveform.
- **5.** The best compromise between high efficiency & high quality of the three phase CMLI operation is achieved by the proposed technique.

# 7- References

- 1- S. Mekhilef, "New multilevel inverter topology with reduce number of switches", proceeding of the 14<sup>th</sup> IMEPCON, Cairo university, Egypt, 2010.
- 2- E. Babaei, "Symmetric & asymmetric multilevel inverter topologies with reduced switching devices", electronic power systems research 86, 2012.
- 3- K. Corzine, "Operation & design of multilevel inverters", developed for the office of naval research, 2005.
- 4- D. Mohan, "A comparative analysis of multi carrier SPWM control strategies using fifteen level cascaded bridge multilevel inverter", INJCA, vol.41, no.21, 2012.
- 5- L. T. Tolbert, "Control of cascaded multilevel converter with unequal voltage sources for HEVs", IEEE, 2003.
- 6- T. J. Liang, "Inverter harmonic reduction using Walsh function harmonic elimination method", IEEE, trans. Power elec., vol.12, no.6, 1997.
- 7- P. T. Krein, "Elements the power electronics", oxford university, New York, 1998.
- 8- A. Aaand, "Selective harmonics elimination of PWM CMLI", IJEST, vol.4, no.6, 2012.
- 9- K. S. Krikor & J. K. Kareem, "Performance improvement of induction motor fed by an inverter using harmonic elimination technique", M.sc. thesis, university of technology, 2002.